



Allwinner A33 Datasheet

Quad Core Tablet Processor

Version : 1.1

Release data : Sep 22, 2014

Declaration

THIS A33 DATASHEET IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF ALLWINNER TECHNOLOGY ("ALLWINNER"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF ALLWINNER AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE INFORMATION FURNISHED BY ALLWINNER IS BELIEVED TO BE ACCURATE AND RELIABLE. ALLWINNER RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE. ALLWINNER DOES NOT ASSUME ANY RESPONSIBILITY AND LIABILITY FOR ITS USE. NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF ALLWINNER. THIS DATASHEET NEITHER STATES NOR IMPLIES WARRANTY OF ANY KIND, INCLUDING FITNESS FOR ANY PARTICULAR APPLICATION.

THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. ALLWINNER SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.

Revision History

| Revision | Date | Description | Version |
|----------|--------------|------------------------------------|---------|
| Draft | Jan 31, 2014 | draft | 0.1 |
| Release | May 21, 2014 | release | 1.0 |
| Release | Sep 22, 2014 | Modify GPIO Multiplexing Functions | 1.1 |

Table of Contents

| | |
|---|----|
| CHAPTER 1 OVERVIEW..... | 5 |
| CHAPTER 2 FEATURES..... | 6 |
| CHAPTER 3 BLOCK DIAGRAM..... | 16 |
| CHAPTER 4 PIN DESCRIPTION..... | 17 |
| 4.1. PIN CHARACTERISTICS..... | 17 |
| 4.2. GPIO MULTIPLEXING FUNCTIONS..... | 23 |
| 4.3. DETAILED PIN/SIGNAL DESCRIPTION..... | 25 |
| CHAPTER 5 ELECTRICAL CHARACTERISTICS..... | 29 |
| 5.1. ABSOLUTE MAXIMUM RATINGS..... | 29 |
| 5.2. RECOMMENDED OPERATING CONDITIONS..... | 29 |
| 5.3. DC ELECTRICAL CHARACTERISTICS..... | 30 |
| 5.4. OSCILLATOR ELECTRICAL CHARACTERISTICS..... | 30 |
| 5.4.1. 24MHZ OSCILLATOR CHARACTERISTICS..... | 31 |
| 5.4.2. 32768HZ OSCILLATOR CHARACTERISTICS..... | 31 |
| 5.5. POWER UP/DOWN SEQUENCE..... | 32 |
| CHAPTER 6 PIN ASSIGNMENT..... | 33 |
| 6.1. PIN MAP..... | 33 |
| 6.2. PACKAGE DIMENSION..... | 34 |

1 OVERVIEW

The Allwinner A33 is a remarkably power-efficient quad-core tablet processor based on ARM Cortex™-A7 CPU along with Mali400MP2 GPU architecture. It is also highly competitive in terms of system cost thanks to its high system integration and is capable of delivering excellent user experience while maintaining ultra low power consumption.

Main features of A33 include:

- CPU architecture: A33 processor packs the most power efficient quad-core Cortex™-A7 CPU architecture deliver outstanding system performance and impressive battery life experience;
- Graphic: A33 adopts the extensively implemented and technically mature Mali400MP2 GPU to provide end users with superior experience in web browsing, video playback and games, etc.; OpenGL ES 2.0 and OpenVG 1.1 standards are supported;
- Video Engine: A33 supports high-definition 1080P video processing and various mainstream video standards such as H.264, VP8, MPEG 1/2/4, JPEG/MJPEG, etc.;
- Display: A33 supports CPU/RGB/LVDS LCD interface up to 1280x800 resolution. Four-lane MIPI DSI (Display Serial Interface) is integrated as well, supporting MIPI DSI V1.01 and MIPI D-PHY V1.00;
- Image: A33 supports a parallel CMOS sensor interface up to 5M resolution

Thanks to its advanced system design and outstanding software optimization, the A33 is capable of providing top-notch system performance with long-lasting battery life experience: in addition to its powerful yet energy-efficient Cortex™-A7 CPU architecture, advanced fabrication process, video acceleration hardware, DVFS technology support and high system integration, A33 also features a unique Talking Standby Mode where the processor can be inactive during voice calls to provide end users with ultra-long battery life experience. Additionally, Allwinner A33 features high system integration with a wide range of integrated I/Os like 4-lane MIPI DSI, LVDS, USB Dual Role Device, USB Host, SD/MMC, I2S /PCM, SPI, thus significantly reducing system components required in design to simplify product design and reduce total system costs.

2

FEATURES

2.1. CPU Architecture

The A33 platform is based on quad-core Cortex™-A7 CPU architecture.

- ARMv7 ISA standard instruction set plus Thumb-2 and Jazeller RCT
- NEON with SIMD and VFPv4 support
- Support hardware virtualization
- Support LPAE
- Support 4GB address space
- Support 256KB L1 cache and shared 512KB L2 cache
- Support DVFS with independent power domain

2.2. GPU

- Mali400MP2 GPU
- Support OpenGL ES 2.0 / OpenVG 1.1 standard

2.3. Memory Subsystem

This section consists of:

- Boot ROM
- SDRAM
- NAND Flash
- SD/MMC interface

Boot ROM

- Support system boot from Raw NAND, eMMC NAND, SPI NOR Flash, and SD/TF card
- Support system code download through USB DRD(Dual Role Device)

SDRAM

- Support 2GB address space
- Support 16-bit bus width
- Compatible with JEDEC standard DDR3 /DDR3L SDRAM
- Support Memory Dynamic Frequency Scale
- Support two ranks
- Support 16 address signal lines and 3 bank signal lines

NAND Flash

- Comply to ONFI 2.3 and Toggle 1.0
- Support 64-bit ECC per 512 bytes or 1024 bytes
- Support 8-bit Raw NAND flash controller sharing pin with eMMC
- Support 2 CE and 2 RB signals
- Support SLC/MLC/TLC NAND and EF-NAND

SD/eMMC Interface

- Comply to eMMC standard specification V4.41, SD physical layer specification V2.0, SDIO card specification V2.0
- Support 4/8-bit bus width
- Support HS/DS bus mode
- Support 3 SD/eMMC controllers
- Support SDIO interrupt detection
- Support CRC generation and error detection
- Support block size from 1 to 65535 bytes

2.4. System Peripheral

This section includes:

- Timer
- High Speed Timer
- RTC
- GIC
- DMA
- CCU
- PWM

Timer

- Support two timers: clock source can be switched over 24MHz and 32768Hz
- Support two 33-bit AVS counters
- Support one 64-bit system counter from 24MHz
- Support a watchdog to generate reset signal or interrupts

High Speed Timer

- Clock source is fixed to AHB, and the pre-scale ranges from 1 to 16
- Support a 56-bit counter

RTC

- Support full clock features: second/minute/hour/day/month/year
- Support a 32768Hz clock fanout

GIC

- Support 16 SGIs, 16 PPIs and 128 SPIs
- Support ARM architecture security extensions
- Support ARM architecture virtualization extensions
- Support single processor and multiple processors environment

DMA

- 8-channel DMA
- Support data width of 8/16/32 bits
- Support linear and IO address modes
- Support data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory

CCU

- 11 PLLs
- Support a 24MHz oscillator, a 32768Hz oscillator and an on-chip RC oscillator
- Support clock gating control for individual components
- Clock generation, clock division, clock output

PWM

- Support two PWM outputs
- Support cycle mode and pulse mode
- Support prescale from 1 to 16

2.5. Security System

SS

- Support Symmetrical Algorithm: AES, DES, 3DES
- Support Hash Algorithm: SHA-1, MD5
- Support 160-bits hardware PRNG with 192-bits seed
- Support ECB, CBC, CTR modes for DES/3DES
- Support ECB, CBC, CTR, CTS modes for AES
- Support 128-bits, 192-bits and 256-bits key size for AES
- 32-words RX FIFO and 32-words TX FIFO for high speed application
- CPU mode and DMA mode operation

2.6. Display Subsystem

This section includes:

- Display engine
- Video output

Display Engine

- Four movable layers, each layer size up to 2048x2048 pixels
- Ultra-Scaling engine
 - Support four-tap scale filter in both horizontal and vertical
 - Support input size up to 1920x1920 resolution and output size up to 1280x1280 resolution
- Support multiple image input formats: mono 1/2/4/8bpp, palette 1/2/4/8bpp, 6/24/32bpp color, YUV444/420/422/411
- Support alpha blending / color key / gamma
- Support output color correction: luminance / hue / saturation, etc
- Support Saturation Enhancement and Dynamic Range Control
- Support realtime write back function

Video Output

- Support CPU / Sync RGB / LVDS LCD interface up to 1280x800 resolution
- Support 1/2/4-lane MIPI DSI interface up to 1280x800 resolution
 - Support MIPI DSI V1.01 and MIPI D-PHY V1.00
 - Support command mode and video mode (non-burst mode with sync pulses, non-burst mode with sync event and burst mode)
- Support RGB666 dither function

2.7. Video Engine

Video Decoding

- Support video playback up to 1920x1080@60fps
- Support multi-format video playback, including MPEG1/2, MPEG4 SP/ASP GMC, WMV9/VC1, H.263 including Sorenson Spark, H.264 BP/MP/HP, VP8, WMV9/VC-1, JPEG/MJPEG, etc

Video Encoding

- Support H.264 HP video encoding up to 1920x1080@60fps
- JPEG baseline: picture size up to 4080x4080
- Support Alpha blending
- Support thumb generation
- Support 4x2 scaling ratio: from 1/16 to 64 arbitrary non-integer ratio

2.8. Video Input

CSI

- Support parallel camera sensor
- Support 8-bit CCIR601/656 interface
- Support up to 5M pixel camera sensor
- Support dual outputs for display and encoding

2.9. Audio Subsystem

Audio Codec

- Support stereo audio DAC
 - Up to 100dB SNR
 - 8KHz ~ 192KHz DAC sample rate
- Support stereo audio ADC
 - Up to 92dB SNR
 - 8KHz ~ 48KHz ADC sample rate
- Support four analog audio inputs
 - Two microphone differential inputs for main mic and headphone mic
 - One differential phone input for modem
 - One stereo line-in input for FM
- Support two analog audio outputs
 - One stereo or differential capless headphone output
 - One differential earpiece output
- Support Talking Standby Mode, where the application processor remains inactive during voice call application for power saving, support noise reduction
- Support Dynamic Range Controller(DRC) adjusting the DAC playback output
- Support Automatic Gain Control(AGC) adjusting the ADC recording output
- Two PCM interface connected with BB and BT

2.10 External Peripherals

This section includes:

- USB 2.0 DRD
- USB HOST
- LRADC
- Digital Audio Interface
- UART
- SPI
- Open-drain TWI
- RSB™

USB 2.0 DRD

- Support High-Speed (HS, 480Mbps), Full-Speed (FS, 12Mbps), and Low-Speed (LS, 1.5Mbps) in Host mode
- Support High-Speed (HS, 480Mbps) and Full-Speed (FS, 12Mbps) in Device mode
- Support up to five configurable endpoints for bulk, isochronous, control and interrupt
- Support the embedded DMA

USB Host

- EHCI/OHCI-compliant host
- USB2.0 PHY and HSIC
- Support High-Speed(HS,480Mbps),Full-Speed(FS,12Mbps), and Low-Speed(LS,1.5Mbps)Device
- An internal DMA Controller for data transfer with memory

KEYADC

- 6-bit resolution
- Support hold key and continuous key
- Support single key,normal key and continuous key

Digital Audio Interface

- Two I2S/PCM compliant digital audio interfaces for modem and bluetooth
- I2S or PCM configured by software
- Support 3 I2S Data formats:Standard I2S,Left Justified and Right Justified
- I2S supports 2 channels output and 2 channels input
- PCM supports linear sample(8-bit or 16-bit), 8-bit u-law and A-law companded sample
- Sample rate from 8KHz to 192KHz
- Support 16,20,24bits audio data resolutions
- One 128x24-bits FIFO for data transmit,one 64x24-bits FIFO for data receive

UART

- Support six UART controllers
- FIFO size up to 64 bytes
- Support speed up to 3MHz
- Compliant with industry-standard 16550 UARTs
- Support Infrared Data Association(IrDA)1.0 SIR

SPI

- Two SPI controllers
- Full-duplex synchronous serial interface
- Master/Slave configurable
- Polarity and phase of the Chip Select and SPI Clock are configurable
- Two 64-bytes FIFO for SPI-TX and SPI-RX operation
- DMA-based or interrupt-based operation

TWI

- Up to four TWI(Two Wire Interface) controllers
- Support one dedicated TWI controller for CSI
- Support speed up to 400Kbps
- Master/Slave configurable
- Allows 10-bits addressing transactions

RSB™ (Reduced Serial Bus)

- Support transfer speed up to 20MHz
- Support Push-Pull bus
- Support Host mode
- Support multiple devices
- Programmable output delay of CD signal
- Parity check for address and data transmission

2.11. Power Management


- Support DVFS for CPU frequency and voltage adjustment
- Support super standby mode for energy efficiency
- Support talking standby mode for energy efficiency during voice call application

2.12. Package

- TFBGA 282 balls, 0.8mm ball pitch, 14 x 14 x 1.4-mm

3

BLOCK DIAGRAM



A33 Block Diagram

4 PIN DESCRIPTION

4.1. PIN CHARACTERISTICS

Following table describes the A33 pin characteristics from seven aspects: **BALL#**, **Pin Name**, **Default Function**¹, **Type**², **Reset State**³, **Default Pull Up/Down**⁴, and **Buffer Strength**⁵.

| BALL# | Pin Name | Default Function | Type | Reset State | Default Pull Up/Down | Buffer Strength (mA) |
|--------------|----------|------------------|------|-------------|----------------------|----------------------|
| SDRAM | | | | | | |
| M1 | DQ0 | DRAM | I/O | Z | - | - |
| M2 | DQ1 | DRAM | I/O | Z | - | - |
| L1 | DQ2 | DRAM | I/O | Z | - | - |
| L2 | DQ3 | DRAM | I/O | Z | - | - |
| J1 | DQ4 | DRAM | I/O | Z | - | - |
| J2 | DQ5 | DRAM | I/O | Z | - | - |
| H1 | DQ6 | DRAM | I/O | Z | - | - |
| H2 | DQ7 | DRAM | I/O | Z | - | - |
| U3 | DQ8 | DRAM | I/O | Z | - | - |
| U1 | DQ9 | DRAM | I/O | Z | - | - |
| U2 | DQ10 | DRAM | I/O | Z | - | - |
| T2 | DQ11 | DRAM | I/O | Z | - | - |
| R2 | DQ12 | DRAM | I/O | Z | - | - |
| P1 | DQ13 | DRAM | I/O | Z | - | - |
| P2 | DQ14 | DRAM | I/O | Z | - | - |
| N1 | DQ15 | DRAM | I/O | Z | - | - |
| M4 | DVREF | DRAM | P | - | - | - |
| R1 | DQS1 | DRAM | I/O | Z | - | - |
| T1 | DQS1B | DRAM | I/O | Z | - | - |
| T3 | DQM1 | DRAM | O | Z | - | - |
| K2 | DQS0 | DRAM | I/O | Z | - | - |
| K1 | DQS0B | DRAM | I/O | Z | - | - |
| N2 | DQM0 | DRAM | O | Z | - | - |

Note:

- Default function** defines the default function of each pin, especially for pins with multiplexing functions;
- There are five **pin types** here: O for output, I for input, I/O for input/output, A for analog, OD for Open-Drain, P for power and G for ground;
- Reset state** defines the state of the terminal at reset: Z for high-impedance, F for Multiplexing Function Pin;
- Default Pull up/down** defines the presence of an internal pull up or pull down resistor. Unless otherwise specified, the pin is default to be floating, and can be configured as pull up or pull down;
- Buffer strength** defines the driver strength of the associated output buffer. It is tested in the condition that VCC=3.0V, strength=MAX;

| BALL# | Pin Name | Default Function | Type | Reset State | Default Pull Up/Down | Buffer Strength (mA) |
|-----------------------|----------|------------------|------|-------------|----------------------|----------------------|
| G2 | DCKB | DRAM | O | Z | - | - |
| G1 | DCK | DRAM | O | Z | - | - |
| J4 | DCKE | DRAM | O | Z | - | - |
| N7 | DCKE1 | DRAM | O | Z | - | - |
| E4 | DA0 | DRAM | O | Z | - | - |
| D1 | DA1 | DRAM | O | Z | - | - |
| F2 | DA2 | DRAM | O | Z | - | - |
| H3 | DA3 | DRAM | O | Z | - | - |
| D2 | DA4 | DRAM | O | Z | - | - |
| F1 | DA5 | DRAM | O | Z | - | - |
| A1 | DA6 | DRAM | O | Z | - | - |
| G4 | DA7 | DRAM | O | Z | - | - |
| B1 | DA8 | DRAM | O | Z | - | - |
| F4 | DA9 | DRAM | O | Z | - | - |
| E2 | DA10 | DRAM | O | Z | - | - |
| C2 | DA11 | DRAM | O | Z | - | - |
| E1 | DA12 | DRAM | O | Z | - | - |
| F3 | DA13 | DRAM | O | Z | - | - |
| C1 | DA14 | DRAM | O | Z | - | - |
| E3 | DA15 | DRAM | O | Z | - | - |
| J3 | DBA0 | DRAM | O | Z | - | - |
| K4 | DBA1 | DRAM | O | Z | - | - |
| H4 | DBA2 | DRAM | O | Z | - | - |
| K3 | DWE | DRAM | O | Z | - | - |
| M3 | DCAS | DRAM | O | Z | - | - |
| L4 | DRAS | DRAM | O | Z | - | - |
| N3 | DCS | DRAM | O | Z | - | - |
| N5 | DCS1 | DRAM | O | Z | - | - |
| L3 | DODT | DRAM | O | Z | - | - |
| L7 | DODT1 | DRAM | O | Z | - | - |
| R3 | DZQ | DRAM | A | Z | - | - |
| G3 | DRST | DRAM | O | Z | - | - |
| P3 | VDD-DLL | POWER | P | - | - | - |
| H5,J5,K5,L5, H6,J6 | VCC-DRAM | POWER | P | - | - | - |
| GPIO B | | | | | | |
| G17 | PB0 | GPIO | I/O | Z | NO PULL | 20 |
| G16 | PB1 | GPIO | I/O | Z | NO PULL | 20 |
| F17 | PB2 | GPIO | I/O | Z | NO PULL | 20 |
| F16 | PB3 | GPIO | I/O | Z | NO PULL | 20 |
| G14 | PB4 | GPIO | I/O | Z | NO PULL | 20 |
| G15 | PB5 | GPIO | I/O | Z | NO PULL | 20 |
| F14 | PB6 | GPIO | I/O | Z | NO PULL | 20 |
| F15 | PB7 | GPIO | I/O | Z | NO PULL | 20 |
| GPIO C | | | | | | |
| D12 | PC0 | GPIO | I/O | Z | NO PULL | 20 |
| C12 | PC1 | GPIO | I/O | Z | NO PULL | 20 |
| C11 | PC2 | GPIO | I/O | Z | NO PULL | 20 |
| D11 | PC3 | GPIO | I/O | Z | PULL UP | 20 |
| B11 | PC4 | GPIO | I/O | Z | PULL UP | 20 |

| BALL# | Pin Name | Default Function | Type | Reset State | Default Pull Up/Down | Buffer Strength (mA) |
|---------------|-----------------|-------------------------|-------------|--------------------|-----------------------------|-----------------------------|
| C10 | PC5 | GPIO | I/O | Z | NO PULL | 20 |
| D10 | PC6 | GPIO | I/O | Z | PULL UP | 20 |
| A12 | PC7 | GPIO | I/O | Z | NO PULL | 20 |
| A11 | PC8 | GPIO | I/O | Z | NO PULL | 20 |
| B10 | PC9 | GPIO | I/O | Z | NO PULL | 20 |
| A10 | PC10 | GPIO | I/O | Z | NO PULL | 20 |
| B9 | PC11 | GPIO | I/O | Z | NO PULL | 20 |
| A9 | PC12 | GPIO | I/O | Z | NO PULL | 20 |
| B8 | PC13 | GPIO | I/O | Z | NO PULL | 20 |
| A8 | PC14 | GPIO | I/O | Z | NO PULL | 20 |
| B7 | PC15 | GPIO | I/O | Z | NO PULL | 20 |
| A7 | PC16 | GPIO | I/O | Z | NO PULL | 20 |
| GPIO D | | | | | | |
| R12 | PD2 | GPIO | I/O | Z | NO PULL | 20 |
| P12 | PD3 | GPIO | I/O | Z | NO PULL | 20 |
| R11 | PD4 | GPIO | I/O | Z | NO PULL | 20 |
| P11 | PD5 | GPIO | I/O | Z | NO PULL | 20 |
| R10 | PD6 | GPIO | I/O | Z | NO PULL | 20 |
| P10 | PD7 | GPIO | I/O | Z | NO PULL | 20 |
| R9 | PD10 | GPIO | I/O | Z | NO PULL | 20 |
| P9 | PD11 | GPIO | I/O | Z | NO PULL | 20 |
| R8 | PD12 | GPIO | I/O | Z | NO PULL | 20 |
| P8 | PD13 | GPIO | I/O | Z | NO PULL | 20 |
| R7 | PD14 | GPIO | I/O | Z | NO PULL | 20 |
| P7 | PD15 | GPIO | I/O | Z | NO PULL | 20 |
| U11 | PD18 | GPIO | I/O | Z | NO PULL | 20 |
| T11 | PD19 | GPIO | I/O | Z | NO PULL | 20 |
| U10 | PD20 | GPIO | I/O | Z | NO PULL | 20 |
| T10 | PD21 | GPIO | I/O | Z | NO PULL | 20 |
| U9 | PD22 | GPIO | I/O | Z | NO PULL | 20 |
| T9 | PD23 | GPIO | I/O | Z | NO PULL | 20 |
| U8 | PD24 | GPIO | I/O | Z | NO PULL | 20 |
| T8 | PD25 | GPIO | I/O | Z | NO PULL | 20 |
| U7 | PD26 | GPIO | I/O | Z | NO PULL | 20 |
| T7 | PD27 | GPIO | I/O | Z | NO PULL | 20 |
| M11,N11 | VCC-PD | POWER | P | - | - | - |
| GPIO E | | | | | | |
| C5 | PE0 | GPIO | I/O | Z | NO PULL | 20 |
| D5 | PE1 | GPIO | I/O | Z | NO PULL | 20 |
| C6 | PE2 | GPIO | I/O | Z | NO PULL | 20 |
| D6 | PE3 | GPIO | I/O | Z | NO PULL | 20 |
| A6 | PE4 | GPIO | I/O | Z | NO PULL | 20 |
| B6 | PE5 | GPIO | I/O | Z | NO PULL | 20 |
| A5 | PE6 | GPIO | I/O | Z | NO PULL | 20 |
| B5 | PE7 | GPIO | I/O | Z | NO PULL | 20 |
| A4 | PE8 | GPIO | I/O | Z | NO PULL | 20 |
| B4 | PE9 | GPIO | I/O | Z | NO PULL | 20 |
| A3 | PE10 | GPIO | I/O | Z | NO PULL | 20 |
| B3 | PE11 | GPIO | I/O | Z | NO PULL | 20 |
| A2 | PE12 | GPIO | I/O | Z | NO PULL | 20 |

| BALL# | Pin Name | Default Function | Type | Reset State | Default Pull Up/Down | Buffer Strength (mA) |
|---------------|----------|------------------|------|-------------|----------------------|----------------------|
| B2 | PE13 | GPIO | I/O | Z | NO PULL | 20 |
| C3 | PE14 | GPIO | I/O | Z | NO PULL | 20 |
| D3 | PE15 | GPIO | I/O | Z | NO PULL | 20 |
| C4 | PE16 | GPIO | I/O | Z | NO PULL | 20 |
| D4 | PE17 | GPIO | I/O | Z | NO PULL | 20 |
| GPIO F | | | | | | |
| D9 | PF0 | GPIO | I/O | F | NO PULL | 20 |
| C9 | PF1 | GPIO | I/O | F | NO PULL | 20 |
| D8 | PF2 | GPIO | I/O | Z | NO PULL | 20 |
| C8 | PF3 | GPIO | I/O | F | NO PULL | 20 |
| D7 | PF4 | GPIO | I/O | Z | NO PULL | 20 |
| C7 | PF5 | GPIO | I/O | F | NO PULL | 20 |
| GPIO G | | | | | | |
| A15 | PG0 | GPIO | I/O | Z | NO PULL | 20 |
| B15 | PG1 | GPIO | I/O | Z | NO PULL | 20 |
| A14 | PG2 | GPIO | I/O | Z | NO PULL | 20 |
| B14 | PG3 | GPIO | I/O | Z | NO PULL | 20 |
| A13 | PG4 | GPIO | I/O | Z | NO PULL | 20 |
| B13 | PG5 | GPIO | I/O | Z | NO PULL | 20 |
| A17 | PG6 | GPIO | I/O | Z | NO PULL | 20 |
| B17 | PG7 | GPIO | I/O | Z | NO PULL | 20 |
| A16 | PG9 | GPIO | I/O | Z | NO PULL | 20 |
| B16 | PG8 | GPIO | I/O | Z | NO PULL | 20 |
| C17 | PG10 | GPIO | I/O | Z | NO PULL | 20 |
| C16 | PG11 | GPIO | I/O | Z | NO PULL | 20 |
| C15 | PG12 | GPIO | I/O | Z | NO PULL | 20 |
| C14 | PG13 | GPIO | I/O | Z | NO PULL | 20 |
| GPIO H | | | | | | |
| D17 | PH0 | GPIO | I/O | Z | NO PULL | 20 |
| D16 | PH1 | GPIO | I/O | Z | NO PULL | 20 |
| D15 | PH2 | GPIO | I/O | Z | NO PULL | 20 |
| D14 | PH3 | GPIO | I/O | Z | NO PULL | 20 |
| D13 | PH4 | GPIO | I/O | Z | NO PULL | 20 |
| C13 | PH5 | GPIO | I/O | Z | NO PULL | 20 |
| E17 | PH6 | GPIO | I/O | Z | NO PULL | 20 |
| E16 | PH7 | GPIO | I/O | Z | NO PULL | 20 |
| E15 | PH8 | GPIO | I/O | Z | NO PULL | 20 |
| E14 | PH9 | GPIO | I/O | Z | NO PULL | 20 |
| GPIO L | | | | | | |
| P16 | PL0 | GPIO | I/O | Z | PULL UP | 20 |
| P15 | PL1 | GPIO | I/O | Z | PULL UP | 20 |
| U14 | PL2 | GPIO | I/O | Z | NO PULL | 20 |
| T14 | PL3 | GPIO | I/O | Z | NO PULL | 20 |
| R14 | PL4 | GPIO | I/O | Z | NO PULL | 20 |
| P14 | PL5 | GPIO | I/O | Z | NO PULL | 20 |
| U13 | PL6 | GPIO | I/O | Z | NO PULL | 20 |
| T13 | PL7 | GPIO | I/O | Z | NO PULL | 20 |
| R13 | PL8 | GPIO | I/O | Z | NO PULL | 20 |
| P13 | PL9 | GPIO | I/O | Z | NO PULL | 20 |
| U12 | PL10 | GPIO | I/O | Z | NO PULL | 20 |
| T12 | PL11 | GPIO | I/O | Z | NO PULL | 20 |

| BALL# | Pin Name | Default Function | Type | Reset State | Default Pull Up/Down | Buffer Strength (mA) |
|-----------------------|-----------|------------------|------|-------------|----------------------|----------------------|
| SYSTEM CONTROL | | | | | | |
| N14 | NMI | - | I | Z | NO PULL | - |
| P17 | RESET | - | I | Z | NO PULL | - |
| USB | | | | | | |
| T16 | USB-DM0 | - | A | - | - | - |
| T17 | USB-DP0 | - | A | - | - | - |
| U16 | USB-DM1 | - | A | - | - | - |
| U17 | USB-DP1 | - | A | - | - | - |
| L12 | VCC-USB | - | P | - | - | - |
| HSIC | | | | | | |
| N12 | VCC-HSIC | - | P | - | - | - |
| T15 | HSIC-STR | - | A | - | - | - |
| U15 | HSIC-DAT | - | A | - | - | - |
| AUDIO CODEC | | | | | | |
| M16 | MIC1N | - | A | - | - | - |
| M17 | MIC1P | - | A | - | - | - |
| N16 | MIC2N | - | A | - | - | - |
| N17 | MIC2P | - | A | - | - | - |
| J15 | LINEINR | - | A | - | - | - |
| H15 | LINEINL | - | A | - | - | - |
| K16 | VRA1 | - | A | - | - | - |
| K17 | VRA2 | - | A | - | - | - |
| L16 | AVCC | - | P | - | - | - |
| L17 | VRP | - | A | - | - | - |
| N15 | PHONEOUTN | - | A | - | - | - |
| M15 | PHONEOUTP | - | A | - | - | - |
| K15 | PHONEINN | - | A | - | - | - |
| L15 | PHONEINP | - | A | - | - | - |
| J14 | HBIAS | - | A | - | - | - |
| K14 | MBIAS | - | A | - | - | - |
| H13 | AGND | - | G | - | - | - |
| J16 | HPOUTR | - | A | - | - | - |
| J17 | HPOUTL | - | A | - | - | - |
| H14 | HPCOM | - | A | - | - | - |
| H16 | HPCOMFB | - | A | - | - | - |
| H17 | HPVCCBP | - | P | - | - | - |
| K13 | HPVCCIN | - | P | - | - | - |
| LRADC | | | | | | |
| L14 | LRADC0 | - | A | - | - | - |
| DSI | | | | | | |
| R4 | DSI-D0N | - | A | - | - | - |
| P4 | DSI-D0P | - | A | - | - | - |
| R5 | DSI-D1N | - | A | - | - | - |
| P5 | DSI-D1P | - | A | - | - | - |
| U6 | DSI-D2N | - | A | - | - | - |
| T6 | DSI-D2P | - | A | - | - | - |
| R6 | DSI-D3N | - | A | - | - | - |
| P6 | DSI-D3P | - | A | - | - | - |
| U5 | DSI-CKN | - | A | - | - | - |
| T5 | DSI-CKP | - | A | - | - | - |
| N6 | VCC-DSI | - | P | - | - | - |

| BALL# | Pin Name | Default Function | Type | Reset State | Default Pull Up/Down | Buffer Strength (mA) |
|--|-----------|------------------|------|-------------|----------------------|----------------------|
| CLOCK | | | | | | |
| R17 | X32KIN | - | A | - | - | - |
| R16 | X32KOUT | - | A | - | - | - |
| R15 | X32KFOUT | - | A | - | - | - |
| M13 | RTCVIO | - | P | - | - | - |
| M12 | VCC-RTC | - | P | - | - | - |
| U4 | X24MIN | - | A | - | - | - |
| T4 | X24MOUT | - | A | - | - | - |
| M5 | VCC-PLL | - | P | - | - | - |
| POWER | | | | | | |
| M8 | VCC-EFUSE | - | P | - | - | - |
| M14 | VDD-CPUS | - | P | - | - | - |
| E5,E6,E7,F5,F6, F7,G5,G6 | VDD-CPU | - | P | - | - | - |
| E8,E9,E10,K6, L6,M6,M7,N8 N9,N10 | VDD-SYS | - | P | - | - | - |
| E11,E12,F11 F12,G12 | VCC-IO | - | P | - | - | - |
| N4,F8,F9,F10, G7,G8,G9,G10, G11,H7,H8, H9,H10,H11, H12,J7,J8,J9, J10,J11,J12 K7,K8,K9,K10, K11,K12, L8,L9,L10, L11,M9,M10 | GND | - | G | - | - | - |

4.2. GPIO MULTIPLEXING FUNCTIONS

Following table provides a description of the GPIO multiplexing functions of A33.

| Port | Default Function | IO Type | Default IO State | Default Pull Up/Down | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function 4 |
|------|------------------|---------|------------------|----------------------|------------------------|------------------------|------------------------|
| PB0 | GPIO | I/O | DIS | Z | UART2-TX | UART0-TX | PB-EINT0 |
| PB1 | GPIO | I/O | DIS | Z | UART2-RX | UART0-RX | PB-EINT1 |
| PB2 | GPIO | I/O | DIS | Z | UART2-RTS | - | PB-EINT2 |
| PB3 | GPIO | I/O | DIS | Z | UART2-CTS | - | PB-EINT3 |
| PB4 | GPIO | I/O | DIS | Z | PCM0-SYNC | AIF2-SYNC | PB-EINT4 |
| PB5 | GPIO | I/O | DIS | Z | PCM0-BCLK | AIF2-BCLK | PB-EINT5 |
| PB6 | GPIO | I/O | DIS | Z | PCM0-DOUT | AIF2-DOUT | PB-EINT6 |
| PB7 | GPIO | I/O | DIS | Z | PCM0-DIN | AIF2-DIN | PB-EINT7 |
| PC0 | GPIO | I/O | DIS | Z | NAND-WE | SPI0-MOSI | - |
| PC1 | GPIO | I/O | DIS | Z | NAND-ALE | SPI0-MISO | - |
| PC2 | GPIO | I/O | DIS | Z | NAND-CLE | SPI0-CLK | - |
| PC3 | GPIO | I/O | DIS | Pull-up | NAND-CE1 | SPI0-CS | - |
| PC4 | GPIO | I/O | DIS | Pull-up | NAND-CE0 | - | - |
| PC5 | GPIO | I/O | DIS | Z | NAND-RE | SDC2-CLK | - |
| PC6 | GPIO | I/O | DIS | Pull-up | NAND-RB0 | SDC2-CMD | - |
| PC7 | GPIO | I/O | DIS | Pull-up | NAND-RB1 | - | - |
| PC8 | GPIO | I/O | DIS | Z | NAND-DQ0 | SDC2-D0 | - |
| PC9 | GPIO | I/O | DIS | Z | NAND-DQ1 | SDC2-D1 | - |
| PC10 | GPIO | I/O | DIS | Z | NAND-DQ2 | SDC2-D2 | - |
| PC11 | GPIO | I/O | DIS | Z | NAND-DQ3 | SDC2-D3 | - |
| PC12 | GPIO | I/O | DIS | Z | NAND-DQ4 | SDC2-D4 | - |
| PC13 | GPIO | I/O | DIS | Z | NAND-DQ5 | SDC2-D5 | - |
| PC14 | GPIO | I/O | DIS | Z | NAND-DQ6 | SDC2-D6 | - |
| PC15 | GPIO | I/O | DIS | Z | NAND-DQ7 | SDC2-D7 | - |
| PC16 | GPIO | I/O | DIS | Z | NAND-DQS | SDC2-RST | - |
| PD2 | GPIO | I/O | DIS | Z | LCD-D2 | SDC1-CLK | - |
| PD3 | GPIO | I/O | DIS | Z | LCD-D3 | SDC1-CMD | - |
| PD4 | GPIO | I/O | DIS | Z | LCD-D4 | SDC1-D0 | - |
| PD5 | GPIO | I/O | DIS | Z | LCD-D5 | SDC1-D1 | - |
| PD6 | GPIO | I/O | DIS | Z | LCD-D6 | SDC1-D2 | - |
| PD7 | GPIO | I/O | DIS | Z | LCD-D7 | SDC1-D3 | - |
| PD10 | GPIO | I/O | DIS | Z | LCD-D10 | UART1-TX | - |
| PD11 | GPIO | I/O | DIS | Z | LCD-D11 | UART1-RX | - |
| PD12 | GPIO | I/O | DIS | Z | LCD-D12 | UART1-RTS | - |
| PD13 | GPIO | I/O | DIS | Z | LCD-D13 | UART1-CTS | - |
| PD14 | GPIO | I/O | DIS | Z | LCD-D14 | | - |
| PD15 | GPIO | I/O | DIS | Z | LCD-D15 | | - |
| PD18 | GPIO | I/O | DIS | Z | LCD-D18 | LVDS-VP0 | - |
| PD19 | GPIO | I/O | DIS | Z | LCD-D19 | LVDS-VN0 | - |
| PD20 | GPIO | I/O | DIS | Z | LCD-D20 | LVDS-VP1 | - |
| PD21 | GPIO | I/O | DIS | Z | LCD-D21 | LVDS-VN1 | - |
| PD22 | GPIO | I/O | DIS | Z | LCD-D22 | LVDS-VP2 | - |
| PD23 | GPIO | I/O | DIS | Z | LCD-D23 | LVDS-VN2 | - |
| PD24 | GPIO | I/O | DIS | Z | LCD-CLK | LVDS-VPC | - |
| PD25 | GPIO | I/O | DIS | Z | LCD-DE | LVDS-VNC | - |

| | | | | | | | |
|------|------|-----|------|---------|-----------|-----------|------------|
| PD26 | GPIO | I/O | DIS | Z | LCD-HSYNC | LVDS-VP3 | - |
| PD27 | GPIO | I/O | DIS | Z | LCD-VSYNC | LVDS-VN3 | - |
| PE0 | GPIO | I/O | DIS | Z | CSI-PCLK | - | - |
| PE1 | GPIO | I/O | DIS | Z | CSI-MCLK | - | - |
| PE2 | GPIO | I/O | DIS | Z | CSI-HSYNC | - | - |
| PE3 | GPIO | I/O | DIS | Z | CSI-VSYNC | - | - |
| PE4 | GPIO | I/O | DIS | Z | CSI-D0 | - | - |
| PE5 | GPIO | I/O | DIS | Z | CSI-D1 | - | - |
| PE6 | GPIO | I/O | DIS | Z | CSI-D2 | - | - |
| PE7 | GPIO | I/O | DIS | Z | CSI-D3 | - | - |
| PE8 | GPIO | I/O | DIS | Z | CSI-D4 | - | - |
| PE9 | GPIO | I/O | DIS | Z | CSI-D5 | - | - |
| PE10 | GPIO | I/O | DIS | Z | CSI-D6 | - | - |
| PE11 | GPIO | I/O | DIS | Z | CSI-D7 | - | - |
| PE12 | GPIO | I/O | DIS | Z | CSI-SCK | TWI2-SCK | - |
| PE13 | GPIO | I/O | DIS | Z | CSI-SDA | TWI2-SDA | - |
| PE14 | GPIO | I/O | DIS | Z | - | - | - |
| PE15 | GPIO | I/O | DIS | Z | - | - | - |
| PE16 | GPIO | I/O | DIS | Z | - | - | - |
| PE17 | GPIO | I/O | DIS | Z | - | - | - |
| PF0 | GPIO | I/O | JTAG | F | SDC0-D1 | JTAG-MS1 | - |
| PF1 | GPIO | I/O | JTAG | F | SDC0-D0 | JTAG-DI1 | - |
| PF2 | GPIO | I/O | DIS | Z | SDC0-CLK | UART0-TX | - |
| PF3 | GPIO | I/O | JTAG | F | SDC0-CMD | JTAG-DO1 | - |
| PF4 | GPIO | I/O | DIS | Z | SDC0-D3 | UART0-RX | - |
| PF5 | GPIO | I/O | JTAG | F | SDC0-D2 | JTAG-CK1 | - |
| PG0 | GPIO | I/O | DIS | Z | SDC1-CLK | - | PG-EINT0 |
| PG1 | GPIO | I/O | DIS | Z | SDC1-CMD | - | PG-EINT1 |
| PG2 | GPIO | I/O | DIS | Z | SDC1-D0 | - | PG-EINT2 |
| PG3 | GPIO | I/O | DIS | Z | SDC1-D1 | - | PG-EINT3 |
| PG4 | GPIO | I/O | DIS | Z | SDC1-D2 | - | PG-EINT4 |
| PG5 | GPIO | I/O | DIS | Z | SDC1-D3 | - | PG-EINT5 |
| PG6 | GPIO | I/O | DIS | Z | UART1-TX | - | PG-EINT6 |
| PG7 | GPIO | I/O | DIS | Z | UART1-RX | - | PG-EINT7 |
| PG8 | GPIO | I/O | DIS | Z | URAT1-RTS | - | PG-EINT8 |
| PG9 | GPIO | I/O | DIS | Z | UART1-CTS | - | PG-EINT9 |
| PG10 | GPIO | I/O | DIS | Z | PCM1-SYNC | AIF3-SYNC | PG-EINT10 |
| PG11 | GPIO | I/O | DIS | Z | PCM1-BCLK | AIF3-BCLK | PG-EINT11 |
| PG12 | GPIO | I/O | DIS | Z | PCM1-DOUT | AIF3-DOUT | PG-EINT12 |
| PG13 | GPIO | I/O | DIS | Z | PCM1-DIN | AIF3-DIN | PG-EINT13 |
| PH0 | GPIO | I/O | DIS | Z | PWM0 | - | - |
| PH1 | GPIO | I/O | DIS | Z | PWM1 | - | - |
| PH2 | GPIO | I/O | DIS | Z | TWI0-SCK | - | - |
| PH3 | GPIO | I/O | DIS | Z | TWI0-SDA | - | - |
| PH4 | GPIO | I/O | DIS | Z | TWI1-SCK | - | - |
| PH5 | GPIO | I/O | DIS | Z | TWI1-SDA | - | - |
| PH6 | GPIO | I/O | DIS | Z | SPI0-CS | UART3-TX | - |
| PH7 | GPIO | I/O | DIS | Z | SPI0-CLK | UART3-RX | - |
| PH8 | GPIO | I/O | DIS | Z | SPI0-MOSI | UART3-RTS | - |
| PH9 | GPIO | I/O | DIS | Z | SPI0-MISO | UART3-CTS | - |
| PL0 | GPIO | I/O | DIS | Pull-up | S-RSB-SCK | S-TWI-SCK | S-PL-EINT0 |
| PL1 | GPIO | I/O | DIS | Pull-up | S-RSB-SDA | S-TWI-SDA | S-PL-EINT1 |
| PL2 | GPIO | I/O | DIS | Z | S-UART-TX | - | S-PL-EINT2 |
| PL3 | GPIO | I/O | DIS | Z | S-UART-RX | - | S-PL-EINT3 |
| PL4 | GPIO | I/O | DIS | Z | S-JTAG-MS | - | S-PL-EINT4 |

| | | | | | | | |
|------|------|-----|-----|---|-----------|---|-------------|
| PL5 | GPIO | I/O | DIS | Z | S-JTAG-CK | - | S-PL-EINT5 |
| PL6 | GPIO | I/O | DIS | Z | S-JTAG-DO | - | S-PL-EINT6 |
| PL7 | GPIO | I/O | DIS | Z | S-JTAG-DI | - | S-PL-EINT7 |
| PL8 | GPIO | I/O | DIS | Z | S-TWI-SCK | - | S-PL-EINT8 |
| PL9 | GPIO | I/O | DIS | Z | S-TWI-SDA | - | S-PL-EINT9 |
| PL10 | GPIO | I/O | DIS | Z | S-PWM | - | S-PL-EINT10 |
| PL11 | GPIO | I/O | DIS | Z | - | - | S-PL-EINT11 |

4.3. DETAILED PIN/SIGNAL DESCRIPTION

| Pin/Signal | Description | Type |
|-----------------------|--------------------------------|------|
| DRAM | | |
| DQ[15:0] | DRAM DQ[15:0] | I/O |
| DVREF | DRAM Reference Input | P |
| DQS[1:0] | DRAM Data Strobe DQS[1:0] | I/O |
| DQSB[1:0] | DRAM Data Strobe DQSB[1:0] | I/O |
| DCK | DRAM Clock | O |
| DCKB | DRAM CKB | O |
| DCKE[1:0] | DRAM Clock Enable [1:0] | O |
| DA[15:0] | DRAM Data Address[15:0] | O |
| DBA[2:0] | DRAM Bank Address[2:0] | O |
| DWE | DRAM Write Enable | O |
| DCAS | DRAM Column Address Strobe | O |
| DRAS | DRAM Row Address Strobe | O |
| DCS[1:0] | DRAM Chip Select[1:0] | O |
| DODT[1:0] | DRAM ODT Control [1:0] | O |
| DZQ | DRAM ZQ Calibration | A |
| DRST | DRAM Reset | O |
| VDD-DLL | DLL Power Supply | P |
| VCC-DRAM | DRAM Power Supply | P |
| GPIO | | |
| PB[7:0] | Port B Bit[7:0] | I/O |
| PC[18:0] | Port C Bit[18:0] | I/O |
| PD[27:0] | Port D Bit[27:0] | I/O |
| VCC-PD | Port D Power Supply | P |
| PE[17:0] | Port E Bit[17:0] | I/O |
| PF[5:0] | Port F Bit[5:0] | I/O |
| PG[13:0] | Port G Bit[13:0] | I/O |
| PH[9:0] | Port H Bit[9:0] | I/O |
| PL[11:0] | Port L Bit[11:0] | I/O |
| SYSTEM CONTROL | | |
| NMI | Non-Maskable Interrupt | I |
| RESET | Reset Signal | I |
| INTERRUPT | | |
| EINT | External Interrupt | I |
| PWM | | |
| PWM[1:0] | PWM | O |
| CLOCK | | |
| X32KIN | Clock Input of 32768Hz Crystal | A |

| Pin/Signal | Description | Type |
|--------------------|---|------|
| X32KOUT | Clock Output of 32768Hz Crystal | A |
| X32KFOUT | Clock Output of LOSC (X32KFOUT can be gating) | OD |
| RTCVIO | RTC Power | P |
| VCC-RTC | RTC Power Supply | P |
| X24MIN | Clock Input of 24MHz Crystal | A |
| X24MOUT | Clock Output of 24MHz Crystal | A |
| VCC-PLL | PLL Power | P |
| NAND FLASH | | |
| NAND-DQ[7:0] | NAND Flash Data Bit[7:0] | I/O |
| NAND-CE[1:0] | NAND Flash Chip Select[1:0] | O |
| NAND-WE | NAND Flash Write Enable | O |
| NAND-ALE | NAND Flash Address Latch Enable | O |
| NAND-CLE | NAND Flash Command Latch Enable | O |
| NAND-RE | NAND Flash Read Enable | O |
| NAND-RB | NAND Flash Ready/Busy Bit | I |
| NAND-DQS | NAND Flash Data Strobe | I/O |
| LCD | | |
| LCD-D[23:0] | LCD Data Bit[23:0] | O |
| LCD-CLK | LCD Clock Signal | O |
| LCD-DE | LCD Data Enable | O |
| LCD-HSYNC | LCD Horizontal SYNC | O |
| LCD-VSYNC | LCD Vertical SYNC | O |
| LVDS | | |
| LVDS-VP[3:0] | LVDS Data Positive Signal Output[3:0] | A |
| LVDS-VN[3:0] | LVDS Data Negative Signal Output[3:0] | A |
| LVDS-VPC | LVDS Clock Positive Output | A |
| LVDS-VNC | LVDS Clock Negative Output | A |
| DSI | | |
| DSI-DN(3:0) | DSI Data Negative | A |
| DSI-DP(3:0) | DSI Data Positive | A |
| DSI-CKN | DSI Clock Negative | A |
| DSI-CKP | DSI Clock Positive | A |
| VCC-DSI | DSI Power Supply | P |
| CSI | | |
| CSI-D[7:0] | CSI0 Data Bit[7:0] | I |
| CSI-PCLK | CSI Pixel Clock | I |
| CSI-MCLK | CSI Master Clock | O |
| CSI-SCK | CSI Clock Signal | IO |
| CSI-SDA | CSI Data Signal | IO |
| CSI-HSYNC | CSI Horizontal SYNC | I |
| CSI-VSYNC | CSI Vertical SYNC | I |
| USB | | |
| USB-DM[1:0] | USB DM[1:0] Signal | A |
| USB-DP[1:0] | USB DP[1:0] Signal | A |
| VCC-USB | USB Power Supply | P |
| HSIC | | |
| VCC-HSIC | HSIC Power Supply | P |
| HSIC-STR | USB HSIC Strobe signal | A |
| HSIC-DAT | USB HSIC Data signal | A |
| AUDIO CODEC | | |
| PHONEOUTN | Phone Negative Output | A |
| PHONEOUTP | Phone Positive Output | A |
| PHONEINN | Phone Negative Input | A |

| Pin/Signal | Description | Type |
|----------------------------------|-------------------------------------|------|
| PHONEINP | Phone Positive Input | A |
| MICINN[2:1] | MIC Negative Input | A |
| MICINP[2:1] | MIC Positive Input | A |
| LINEINR | Line-in Right Input | A |
| LINEINL | Line-in Left Input | A |
| HBIAS | HBIAS | A |
| MBIAS | MBIAS | A |
| VRA1 | Reference Voltage | A |
| VRA2 | Reference Voltage | A |
| AVCC | Analog Power Supply | P |
| VRP | Reference Voltage | A |
| AGND | Analog Ground | G |
| HPOUTR | Headphone Right Channel Output | A |
| HPOUTL | Headphone Left Channel Output | A |
| HPVCCIN | Headphone VCC Input | A |
| HPVCCBP | Headphone VCC Bypass | A |
| HPCOM | Headphone Common Reference | A |
| HPCOMFB | Headphone Common Reference Feedback | A |
| HPBP | Headphone Bypass Output | A |
| AIF-SYNC | Audio Codec SYNC Signal | A |
| AIF-BCLK | Audio Codec Clock Signal | A |
| AIF-DOUT | Audio Codec Data Output | A |
| AIF-DIN | Audio Codec Data Input | A |
| LRADC | | |
| LRADC0 | LRADC Input | A |
| SPI | | |
| SPI0-CS | SPI Chip Select Signal | I/O |
| SPI0-CLK | SPI Clock Signal | I/O |
| SPI0-MOSI | SPI Master Data Out, Slave Data In | I/O |
| SPI0-MISO | SPI Master Data In, Slave Data Out | I/O |
| UART (x=[3:0]) | | |
| UARTx-TX | UART Data Transmit | O |
| UARTx-RX | UART Data Receive | I |
| UARTx-RTS | UART Data Request to Send | O |
| UARTx-CTS | UART Data Clear to Send | I |
| TWI (x=[2:0])(Open-Drain) | | |
| TWIx-SCK | TWI Clock Signal | I/O |
| TWIx-SDA | TWI Data Signal | I/O |
| SD/MMC (x=[2:0]) | | |
| SDCx-D | SD/MMC/SDIO Data Bit | I/O |
| SDCx-CLK | SD/MMC/SDIO Clock | O |
| SDCx-CMD | SD/MMC/SDIO Command Signal | I/O |
| SDCx-RST | SD/MMC/SDIO Reset Signal | O |
| PCM(x=[1:0]) | | |
| PCMx-SYNC | PCM SYNC | I/O |
| PCMx-CLK | PCM Clock | I/O |
| PCMx-DOUT | PCM Data Output | O |
| PCMx-DIN | PCM Data Input | I |
| RSB | | |
| S-RSB-SCK | RSB Clock | O |
| S-RSB-SDA | RSB Data | I/O |

| Pin/Signal | Description | Type |
|--------------|---------------------|------|
| POWER | | |
| VDD-CPU | CPU Power Supply | P |
| VDD-CPUS | CPUS Power Supply | P |
| VDD-SYS | System Power Supply | P |
| VCC-EFUSE | EFUSE Power Supply | p |
| GND | Ground | G |
| VCC-IO | IO Power Supply | P |

5

ELECTRICAL CHARACTERISTICS

5.1. ABSOLUTE MAXIMUM RATINGS

Functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|------------------|-------------------------------------|-------|-------|------------------|
| T _{STG} | Storage Temperature | -40 | 125 | °C |
| I _{I/O} | In/Out current for input and output | -40 | 40 | mA |
| V _{ESD} | ESD stress voltage | -4000 | +4000 | V _{ESD} |
| VCC-IO | DC Supply Voltage for I/O | -0.3 | 3.6 | V |
| VDD-DLL | Power Supply for DLL | -0.3 | 2.75 | V |
| VCC-DRAM | Power Supply for DRAM | -0.3 | 1.65 | V |
| VCC-PLL | Power Supply for PLL | -0.3 | 3.6 | V |
| VCC-RTC | Power Supply for RTC | -0.3 | 3.6 | V |
| AVCC | DC Supply Voltage for Analog Part | -0.3 | 3.6 | V |
| VCC-USB | Power Supply for USB PHY | -0.3 | 3.6 | V |
| VCC-DSI | Power Supply for DSI | -0.3 | 3.6 | V |
| VDD-CPU | Power Supply for CPU | -0.3 | 1.5 | V |
| VDD-SYS | Power Supply for System | -0.3 | 1.5 | V |

5.2. RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
|----------------|---|-----|---------|-----|------|
| T _a | Ambient Operating Temperature[Commercial] | -20 | - | 75 | °C |
| | Operating Temperature[Extended] | - | - | - | °C |
| VCC-IO | DC Supply Voltage for I/O | 1.7 | 1.8~3.3 | 3.6 | V |

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
|----------|-----------------------------------|-------|------|-------|------|
| VDD-DLL | Power Supply for DLL | 2.35 | 2.5 | 2.65 | V |
| VCC-DRAM | Power Supply for DRAM (DDR3L) | 1.283 | 1.35 | 1.575 | V |
| | Power Supply for DRAM (DDR3) | 1.425 | 1.5 | 1.575 | V |
| VCC-PLL | Power Supply for PLL | 2.7 | 3.0 | 3.3 | V |
| VCC-USB | Power Supply for USB PHY | 3.0 | 3.3 | 3.45 | V |
| VCC-RTC | Power Supply for RTC | 2.7 | 3.0 | 3.3 | V |
| AVCC | DC Supply Voltage for Analog Part | 2.7 | 3.0 | 3.3 | V |
| VCC-DSI | Power Supply for MIPI DSI | 2.7 | 3.3 | 3.6 | V |
| VDD-CPU | Power Supply for CPU | 0.9 | 1.1 | 1.4 | V |
| VDD-SYS | Power Supply for System | 0.9 | 1.1 | 1.4 | V |

5.3. DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|----------------------------------|----------------------|--------------|-----|--------------|------|
| V _{IH} | High-Level Input Voltage | VCC-IO=3.0V | 0.7 x VCC-IO | - | VCC-IO + 0.3 | V |
| V _{IL} | Low-Level Input Voltage | VCC-IO=3.0V | -0.3 | - | 0.3 x VCC-IO | V |
| R _{PU} | Input pull-up resistance | VCC-IO=3.0V | 50 | 100 | 150 | K |
| R _{PD} | Input pull-down resistance | VCC-IO=3.0V | 50 | 100 | 150 | K |
| V _{HYS} | Hysteresis Voltage | - | 0.1 x VCC-IO | - | - | V |
| I _{IH} | High-Level Input Current | VCC-IO=3.0V, VI=3.0V | -10 | - | 10 | uA |
| I _{IL} | Low-Level Input Current | VCC-IO=3.0V, VI=0V | -10 | - | 10 | uA |
| V _{OH} | High-Level Output Voltage | VCC-IO=3.0V | VCC-IO - 0.2 | - | - | V |
| V _{OL} | Low-Level Output Voltage | VCC-IO=3.0V | - | - | 0.2 | V |
| I _{OZ} | Tri-State Output Leakage Current | VCC-IO=3.0V | -10 | - | 10 | uA |
| C _{IN} | Input Capacitance | - | - | - | 5 | pF |
| C _{OUT} | Output Capacitance | - | - | - | 5 | pF |

5.4. OSCILLATOR ELECTRICAL CHARACTERISTICS

The A33 contains two oscillators: a 24MHz oscillator and a 32768Hz oscillator. Each oscillator requires a specific crystal.

The A33 device operation requires following two input clocks:

- The 32768Hz frequency is used for low frequency operation.
- The 24MHz frequency is used to generate the main source clock of the A33 device.

5.4.1. 24MHz OSCILLATOR CHARACTERISTICS

The 24MHz crystal is connected between the HOSCI (amplifier input) and HOSCO (amplifier output).

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------------------|-------------|-----|-----|------|
| 1/(tCPMAIN) | Crystal Oscillator Frequency Range | - | 24 | - | MHz |
| t _{ST} | Startup Time | - | - | - | ms |
| | Frequency Tolerance at 25°C | -50 | - | 50 | ppm |
| | Oscillation Mode | Fundamental | | | - |
| | Maximum Change Over Temperature Range | -50 | - | 50 | ppm |
| PON | Drive Level | - | - | 50 | uW |
| CL | Equivalent Load Capacitance | - | - | - | pF |
| CL1,CL2 | Internal Load Capacitance(CL1=CL2) | - | - | - | pF |
| RS | Series Resistance(ESR) | - | - | - | Ω |
| | Duty Cycle | 30 | 50 | 70 | % |
| CM | Motional Capacitance | - | - | - | pF |
| C _{SHUT} | Shunt Capacitance | - | - | - | pF |
| R _{BIAS} | Internal Bias Resistor | - | - | - | MΩ |



5.4.2. 32768HZ OSCILLATOR CHARACTERISTICS

The 32768Hz crystal is connected between the LOSCI (amplifier input) and LOSCO (amplifier output).

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------------------|-------------|-------|-----|------|
| 1/(tCPMAIN) | Crystal Oscillator Frequency Range | - | 32768 | - | Hz |
| t _{ST} | Startup Time | - | - | - | ms |
| | Frequency Tolerance at 25°C | -50 | - | 50 | ppm |
| | Oscillation Mode | Fundamental | | | - |
| | Maximum Change Over Temperature Range | -50 | - | 50 | ppm |
| PON | Drive Level | - | - | 50 | uW |
| CL | Equivalent Load Capacitance | - | - | - | pF |
| CL1,CL2 | Internal Load Capacitance(CL1=CL2) | - | - | - | pF |
| RS | Series Resistance(ESR) | - | - | - | Ω |
| | Duty Cycle | 30 | 50 | 70 | % |
| CM | Motional Capacitance | - | - | - | pF |
| C _{SHUT} | Shunt Capacitance | - | - | - | pF |
| R _{BIAS} | Internal Bias Resistor | - | - | - | MΩ |

5.5. POWER UP/DOWN SEQUENCE

The external voltage regulator and other power-on devices must provide the processor with a specific sequence of power and resets to ensure proper operations.







6

PIN ASSIGNMENT

6.1. PIN MAP

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | |
|---|-------|------|---------|---------|----------|----------|---------|-----------|---------|---------|--------|----------|---------|----------|----------|---------|---------|---|
| A | DA6 | PE12 | PE10 | PE8 | PE6 | PE4 | PC16 | PC14 | PC12 | PC10 | PC8 | PC7 | PG4 | PG2 | PG0 | PG9 | PG6 | A |
| B | DA8 | PE13 | PE11 | PE9 | PE7 | PE5 | PC15 | PC13 | PC11 | PC9 | PC4 | | PG5 | PG3 | PG1 | PG8 | PG7 | B |
| C | DA14 | DA11 | PE14 | PE16 | PE0 | PE2 | PF5 | PF3 | PF1 | PC5 | PC2 | PC1 | PH5 | PG13 | PG12 | PG11 | PG10 | C |
| D | DA1 | DA4 | PE15 | PE17 | PE1 | PE3 | PF4 | PF2 | PF0 | PC6 | PC3 | PC0 | PH4 | PH3 | PH2 | PH1 | PH0 | D |
| E | DA12 | DA10 | DA15 | DA0 | VDD-CPU | VDD-CPU | VDD-CPU | VDD-SYS | VDD-SYS | VDD-SYS | VCC-IO | VCC-IO | | PH9 | PH8 | PH7 | PH6 | E |
| F | DA5 | DA2 | DA13 | DA9 | VDD-CPU | VDD-CPU | VDD-CPU | GND | GND | GND | VCC-IO | VCC-IO | | PB6 | PB7 | PB3 | PB2 | F |
| G | DCK | DCKB | DRST | DA7 | VDD-CPU | VDD-CPU | GND | GND | GND | GND | GND | VCC-IO | | PB4 | PB5 | PB1 | PB0 | G |
| H | DQ6 | DQ7 | DA3 | DBA2 | VCC-DRAM | VCC-DRAM | GND | GND | GND | GND | GND | GND | AGND | HPCOM | LINEINL | HPCOMFB | HPVCCBP | H |
| J | DQ4 | DQ5 | DBA0 | DCKE | VCC-DRAM | VCC-DRAM | GND | GND | GND | GND | GND | GND | | HBIAS | LINEINR | HPOUTR | HPOUTL | J |
| K | DQS0B | DQS0 | DWE | DBA1 | VCC-DRAM | VDD-SYS | GND | GND | GND | GND | GND | GND | HPVCCIN | MBIAS | PHONEINN | VRA1 | VRA2 | K |
| L | DQ2 | DQ3 | DODT | DRAS | VCC-DRAM | VDD-SYS | DODT1 | GND | GND | GND | GND | VCC-USB | | LRADCO | PHONEINP | AVCC | VRP | L |
| M | DQ0 | DQ1 | DCAS | DVREF | VCC-PLL | VDD-SYS | VDD-SYS | VCC-EFUSE | GND | GND | VCC-PD | VCC-RTC | RTCPIO | VDD-CPUS | PHONEOUT | MIC1N | MIC1P | M |
| N | DQ15 | DQM0 | DCS | GND | DCS1 | VCC-DSI | DCKE1 | VDD-SYS | VDD-SYS | VDD-SYS | VCC-PD | VCC-HSIC | | NMI | PHONEOUT | MIC2N | MIC2P | N |
| P | DQ13 | DQ14 | VDD-DLL | DSI-D0P | DSI-D1P | DSI-D3P | PD15 | PD13 | PD11 | PD7 | PD5 | PD3 | PL9 | PL5 | PL1 | PL0 | RESET | P |
| R | DQS1 | DQ12 | DZQ | DSI-D0N | DSI-D1N | DSI-D3N | PD14 | PD12 | PD10 | PD6 | PD4 | PD2 | PL8 | PL4 | X32KFOUT | X32KOUT | X32KIN | R |
| T | DQS1B | DQ11 | DQM1 | X24MOUT | DSI-CKP | DSI-D2P | PD27 | PD25 | PD23 | PD21 | PD19 | PL11 | PL7 | PL3 | HSIC-STR | USB-DM0 | USB-DP0 | T |
| U | DQ9 | DQ10 | DQ8 | X24MIN | DSI-CKN | DSI-D2N | PD26 | PD24 | PD22 | PD20 | PD18 | PL10 | PL6 | PL2 | HSIC-DAT | USB-DM1 | USB-DP1 | U |



| Symbol | Dimension in mm | | | Dimension in inch | | |
|--------|-----------------|-------|-------|-------------------|-------|-------|
| | MIN | NOM | MAX | MIN | NOM | MAX |
| A | --- | --- | 1.29 | --- | --- | 0.051 |
| A1 | 0.25 | 0.30 | 0.35 | 0.010 | 0.012 | 0.014 |
| A2 | 0.84 | 0.89 | 0.94 | 0.033 | 0.035 | 0.037 |
| c | 0.32 | 0.36 | 0.40 | 0.013 | 0.014 | 0.016 |
| D | 13.90 | 14.00 | 14.10 | 0.547 | 0.551 | 0.555 |
| E | 13.90 | 14.00 | 14.10 | 0.547 | 0.551 | 0.555 |
| D1 | --- | 12.80 | --- | --- | 0.504 | --- |
| E1 | --- | 12.80 | --- | --- | 0.504 | --- |
| e | --- | 0.80 | --- | --- | 0.031 | --- |
| b | 0.35 | 0.40 | 0.45 | 0.014 | 0.016 | 0.018 |
| aaa | 0.15 | | | 0.006 | | |
| bbb | 0.10 | | | 0.004 | | |
| ddd | 0.10 | | | 0.004 | | |
| eee | 0.15 | | | 0.006 | | |
| fff | 0.08 | | | 0.003 | | |
| MD/ME | 17/17 | | | | | |

NOTE :

1. CONTROLLING DIMENSION : MILLIMETER.
2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
4. SPECIAL CHARACTERISTICS C CLASS: bbb, ddd
5. THE PATTERN OF PIN 1 FIDUCIAL IS FOR REFERENCE ONLY.
6. REFERENCE DOCUMENT : JEDEC MO-207

| TITLE : 282LD TFBGA (14X14 mm) PACKAGE OUTLINE | | | |
|--|--|---------|--|
| APPR. | | DWG NO. | |
| PE. (M/D,B/P/S/P.S/G) | | | |
| PD. | | REV NO. | |
| QM. | | DATE | |
| CHK. | | DWG. | |

| COPY CONTROLLED | REV NO | DESCRIPTION | DATE |
|-----------------|--------|-------------|------|
| | A | | |

Copyright © 2014 Allwinner Technology Co., Ltd. All Rights Reserved.

Allwinner Technology Co., Ltd.

No.9 Technology Road 2,High-Tech Zone

Zhuhai, Guangdong Province, China

Contact Us: service@allwinnertech.com

www.allwinnertech.com